private information

This project defines an area of common registers inside FPGAs, which allows for unambiguous identification of the FPGA bitstream and automatic probing of internal Wishbone cores by external software.