private information

A QDR II RAM controller for the Virtex 6 FPGA family. This core is compliant with the Wishbone bus.